Abstract-A CMOS active inductor that has a large quality factor and independent L and Q tuning capability is presented. The tunable active inductor has 0.8 V supply voltage. In this voltage this TAI shows a quality factor equal to 11400 and power dissipation of 1.8 mW. It has 1.4 GHz inductive bandwidth. The TAI has an interesting property that has an independent inductance and quality factor tuning.
I. INTRODUCTION
CMOS active inductors have found increasing applications in areas where an inductive characteristic is required. These applications include LC oscillators, RF bandpass filters, RF phase shifters, limiting amplifiers for optical communications, low noise amplifiers for wireless communications, RF power dividers, ultra wideband low noise amplifiers, and transceivers for high-speed data links over wire lines. These components have some attractive advantages such as low silicon area consumption, large and tunable inductance, large and tunable quality factor, large and tunable self resonance frequency and compatibility with digital CMOS technologies. However, active inductors have some disadvantages compared to spiral inductors that limit their use in RFIC and MMIC designs such as their higher noise, nonlinear behavior, power dissipation, sensitivity to process, and voltage and temperature variations [1] . Moreover, most of published tunable active inductor designs suffer from one major drawback, which is their inability to independently control both the TAI inductance and quality factor [2, 3, 4] .
Application for radio frequency communication system on a chip (SoC) need for low power low voltage integrated high frequency filters and oscillators. Using floating gate we can reduce the active inductor supply voltage and in consequence reduce the power dissipation from it. Moreover adding the feedback resistance allows us to independently control over L and Q and to enhance the Q of TAI. The effect of adding the feedback resistance is analyzed and design equations are presented. It will be shown that this gyrator-C architecture allows independent control over L and Q. In this paper these two techniques are used to improve performance of tunable active inductor in low voltage, low power behavior and to have independency between tuning L and Q.
This paper is organized into four sections. Section II covers design and analysis of high Q TAI with independent tuning L and Q. Section III presents the simulation results and comparison with other related works. Section IV is about noise analysis of the design, followed by the conclusion in section V.
II. ACTIVE INDUCTOR DESIGN
The most common active inductor topology is grounded active inductor. This circuit topology is based on gyrator theory containing two or more transistors to generate an inductive impedance. When one port of the gyrator is connected to a capacitor, as shown in Figure. 1, the network is called the gyrator-C network and base on (1) could make an active inductance. This architecture of active inductors can obtain several nH of inductance that operate at a few GHz region. (1)
For achieving a higher inductance and a higher quality factor, a cascode circuit topology has been used to reduce the output conductance by CMOS technologies. Moreover using floating gate technique allows us to lower active inductor's supply voltage to have a low voltage low power design. Adding a feedback resistance to the gyrator-C architecture generates a negative resistance necessary to enhance the TAI's Q. The active inductor and its equivalent circuit are shown in Figure. The expression for the input impedance of this gyrator-C architecture is: 2  1  2  3  2  1  2  2  3  1  2   3  1  3  2  3  2  2  2  3  2  3  2  3   1  2  1  3  2  2  1  2  3  1  2  3  1  2  3 1 ( 
It seems that this equation to be very cumbersome. It shows that adding the feedback resistance R f to the gyrator-C loop adds a zero and a pole to the input impedance transfer function, which allows more control over the frequency response of the TAI. Specifically, the additional zero in the input impedance transfer function generates a negative term that can be used to enhance the TAI's Q.
To understand more how Q-enhancement and independency over L and Q take place, the circuit is modeled by the L-C circuit shown in Figure. 3. It can be shown that the impedance of the inductive branch (Zp), given by the series combination of the equivalent inductance L and equivalent series resistance R S , is expressed as: 
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So, the equivalent inductance (L) and the equivalent series resistance (R S ) are expressed as: 
indicates that the inductance is independent of the feedback resistance as long as the feedback resistance is much smaller than the output resistance r o1 (1/g ds1 ) of the M 1 transistor. On the other hand, (6) indicates that, R S can be reduced and take negative values, and its value can be controlled via the feedback resistance R f . Furthermore, controlling R S via R f does not affect L (assuming r o1 >>R f ), which consequently allows us to independently tune L and Q.
III. SIMULATION RESULTS
This active inductor was simulated by 0.18 µm TSMC RF CMOS designkit in ADS simulator, and all transistors, M 1 , M 2 and M 3 , have 50µm channel width to provide sufficient C gs , g ds and g m . For simulation of quality factor we use its basic definition Q=Im(Z in )/Re(Z in ). This parameter was simulated using S-parameter simulation in ADS.
The designed TAI was simulated in two manner tuning. The first tuning generates variable peak Q value and fixed L value and the second generates a variable L value and fixed peak Q value. These results are shown in Figure. Some of most important specifications of this TAI are compared to other related works in TABLE I. This comparison is based on these specifications toward low voltage high Q active inductors.
The effect of process variations on the performance of the active inductor is investigated using corner case technologies of TSMC RF CMOS 0.18 µm. The results are shown in Figure. 6. For these simulations we performed a few tuning in the design. 
IV. TAI NOISE ANALYSIS
This section analyzes the noise generated by the TAI circuit due to the various transistors as well as the feedback resistor R f . Our goal is to find an equivalent noise voltage source (v nL ), which can be connected in series to the TAI circuit to model the effect of the various noise sources. In this analysis, the effect of the flicker noise generated by the transistors is neglected, since for RF applications the design frequency is well above the 1/f corner frequency. Therefore, only the thermal noise components are considered.
A simplified schematic of the TAI circuit with the different noise sources is shown in Figure. 7, where i 2 nk is the mean-square value of the drain current thermal noise generated by transistor M k , and v 2 nRf is the mean-square value of the thermal noise voltage generated by the feedback resistance R f . For simplicity, the gate noise is neglected throughout this analysis as well as the output resistances r o1,2 , and the gate-source capacitances C gs1,2 of transistors M 1 and M 2 . Assuming all the various noise sources are uncorrelated, one can use superposition to show that, the mean-square value of the input referred noise voltage (v nL ) at the inductor input port is expressed as: The noise performance simulation of the circuit is given in Figure. 8 which proves to be low in comparison with related works [9] . The results of this analysis can be used to quantify the noise performance of the TAI-based RFICs such as LNAs, LC oscillators, phase shifters and so on. A low voltage high quality factor floating gate active inductor was presented. This design has the capability of independent tuning of inductance value and quality factor. Adding the feedback resistance allows us to enhance the TAI quality factor and independently tune inductance value and quality factor of the active inductor. The TAI simulated using TSMC RF 0.18 µm CMOS technology. It has quality factor equal to 11400 at 0.8 V supply voltage and 1.8 mW power dissipation.
